PDP-11/23, /24, /23+
1979. Intended as the successor of the /03. Based on the F-11 chipset, it had a double-height KDF11-A processor card. The memory management was 22 bit (4MB addressing space), but in some revisions (KDF11-A Rev. A) only 18 lines were used. The LSI-11/23 instruction set consists of 97 standard and 46 optional floating-point instructions. The microcycle time of the CPU is around 300 ns.
The PDP-11/23PLUS used the quad-height KDF11-B CPU module, which had two serial lines and boot PROMs on-board./23PLUS with two RL02s
The KDF11-A module has four 40-pin sockets for the chipset. One is for the DCF11 two-chip hybrid (21-15541AB data path and 23-001C7 control chip), one's for the KTF11 MMU option and one's for the KEF11 floating-point option (another two-chip carrier; the MMU must be installed to use the FPP option). The remaining socket can be used with the CIS option, which spans two sockets wide (so you loose the FPP). The KDF11-B has five sockets, so there are no problems with this.
In floating-point-heavy applications, the FPF11 can be used. This is a quad-height module that is connected to the KEF11-socket on CPU board with a cable. It's based on bitslice processors, the performance is six times of the performance of the KEF11 option. (64-bit data path, 17-digit accuracy)
The PDP-11/24 is the UNIBUS version of the /23, based on the KDF11-U processor module. The module has seven 40-pin sockets for the chipset, so the 2-chip-wide CIS and the DIBOL options can be used simultanously./24 close-up
A somewhat disassembled /24 system
In working order
The small chassis version
The same from one step distance
A look inside of the /24 (note the F-11 chipset to the left)
...and another one
Frontpanel a la /24